INTRODUCTION
Switched-capacitor is one of the most popular approaches in data converters design. However, high-resolution data converters require accurate capacitor matching. In order to improve circuit performance, both digital and analog calibration techniques were proposed and discussed in the literature [l-51. Among the many calibration methods, the under-range/ over-range method had been greatly discussed in the literature [1, 5] . This method utilizes a capacitor array to correct mismatches by monitoring the under-range or over-range occurrence of the signal.
However, it is difficult to detect under-range or over-range of the signal if the mismatch is considerably small. Therefore, it is the interest of this paper to discuss a method of picking up small signal that corresponds to small mismatch. By doing so, it is possible to The same switched-capacitor circuit in Figure 1 is reconfigured as depicted in Figure 2 (a). This is the reset phase of the calibration, during which CI is charged to VIN while C2 is discharged. In the next phase (phase 1) as in Figure 2( This phase is similar to the reset phase except C1 is charged to AVour instead of being discharged.
In Table 1 Transistors level simulation using HPSICE was performed to verify the discussion. The circuit implementation is depicted in Figure 5 . Minimum sized transmission gates were used to realize the switches while the op-amp has a DC gain of 82 dB and GB of IOMHz. Figure  3 
